[1]
Jekot, B. et al. 2026. Performance analysis of RISC-V based cores in a dual-core programmable logic controller. Bulletin of the Polish Academy of Sciences Technical Sciences. 74, 4 (Jun. 2026), e158308. DOI:https://doi.org/10.24425/bpasts.2026.158308.