1.
Jekot B, Korzuch B, Lempa P, Stajer O, Przechowski R, Czerwinski R, et al. Performance analysis of RISC-V based cores in a dual-core programmable logic controller. Bull. Pol. Acad. Sci. Tech. Sci. [Internet]. 2026 Jun. 29 [cited 2026 Aug. 15];74(4):e158308. Available from: https://wydawnictwo.pan.pl/index.php/bpasts/article/view/1786