Designing safe finite state machines

Authors

  • Valery Salauyou Bialystok University of Technology, Poland

DOI:

https://doi.org/10.24425/ijet.2026.157937

Keywords

finite state machine (FSM), safe finite state machine (SFSM), hardware description language (HDL), illegal state, field programmable gate array (FPGA)

Abstract

This paper addresses the design of safe finite state
machines (SFSMs) using the Verilog hardware description
language (HDL) alongside the Quartus design tool to implement
FSMs on field-programmable gate arrays (FPGAs). Three styles
of finite state machine (FSM) description are proposed (safe,
safe_error, and safe_idle), which provide different options for
SFSM implementation. Experimental studies on FSM
benchmarks have shown that the presented approach reduces
SFSM area by an average factor of 2.436 and improves
performance by an average factor of 1.588 compared to
synthesizing SFSMs in the Quartus design tool.
Recommendations are also provided on the practical application
of this approach for designing SFSMs.

Downloads

Published

2026-06-02

How to Cite

Salauyou, Valery. “Designing Safe Finite State Machines”. International Journal of Electronics and Telecommunications, vol. 72, no. 2, June 2026, pp. 1-9, doi:10.24425/ijet.2026.157937.

Issue

Vol. 72 No. 2 (2026)

Section

Artykuły

License

Copyright (c) 2026 International Journal of Electronics and Telecommunications

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.


Deprecated: json_decode(): Passing null to parameter #1 ($json) of type string is deprecated in /home/ojs/domains/wydawnictwo.pan.pl/public_html/plugins/generic/citations/CitationsPlugin.inc.php on line 49