View of Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets

Return to Article Details Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets Download Download PDF