Kopczynski , M. Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets . ijet 2026, 72, 1-7.