Kopczynski , M. (2026). Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets . International Journal of Electronics and Telecommunications, 72(3), 1–7. https://doi.org/10.24425/ijet.2026.1721