M. Kopczynski, “Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets ”, ijet, vol. 72, no. 3, pp. 1–7, Jul. 2026.