Kopczynski , Maciej. “Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets ”. International Journal of Electronics and Telecommunications, vol. 72, no. 3, July 2026, pp. 1-7, doi:10.24425/ijet.2026.1721.