B, Neeraja, Vasanth K, Bhavya Sree B, Jaya Sree M, Deekshitha Varshini G, Chandrasekhar E, and Nagalaxmi T. “Design and Analysis of PTL Based Reversible Logic Encoder Circuits for Low-Power Applications”. International Journal of Electronics and Telecommunications 72, no. 2 (June 2, 2026). Accessed June 6, 2026. https://wydawnictwo.pan.pl/index.php/ijet/article/view/1126.