Kopczynski , Maciej. “Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets ”. International Journal of Electronics and Telecommunications 72, no. 3 (July 31, 2026): 1–7. Accessed August 31, 2026. https://wydawnictwo.pan.pl/index.php/ijet/article/view/1721.