Kopczynski M. Scalable FPGA Hardware Architecture for Parallel Reduct Computation in Big Datasets Using Rough Sets . ijet [Internet]. 2026 Jul. 31 [cited 2026 Aug. 31];72(3):1-7. Available from: https://wydawnictwo.pan.pl/index.php/ijet/article/view/1721